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The availability of low-cost wireless devices has enabled wide-scale con-
nectivity over recent years. Today’s wireless devices provide services including
voice communication, GPS location, and internet connectivity. With a larger
number of supported wireless standards within a single device, new wireless
radio techniques are required in order to implement flexible and programmable
broadband receivers to replace the standard specific receivers often seen today.
The continual growth in the use of the wireless spectrum has led to an
increasingly hostile interference environment for such receivers. While inter-
ferers may be located out of the signal band of interest, they may still reside
within the large band of operation of the broadband receiver, making removal
of the interference by filtering difficult. The requirement for small form-factor
and cost minimization has made an increased level of integration highly desir-
able to minimize the number of external filter components required to reject
interferers.
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A key consideration in the design of broadband receivers is the spurious
response of the downconversion mixers, where local oscillator (LO) harmonics
can lead to downconversion of unfiltered interferers to baseband, along with
the desired signal, thus degrading the signal-to-noise ratio. Recent broadband
receivers utilize a harmonic rejection mixer to reject LO harmonics within the
downconversion mixer and prevent interferers from being downconverted to
baseband.
This report details the cause of harmonic mixing within CMOS mix-
ers and provides a survey of published circuit techniques robust to device
mismatch to remove LO harmonic response. A description of frequency trans-
lation and the effect of harmonic mixing on the translation is presented. The
theoretical background of the operation of harmonic rejection mixers is de-
scribed, including the effect of gain and phase errors on the achievable level of
harmonic rejection. An overview of published harmonic rejection mixer tech-
niques including the first harmonic rejection mixer and techniques to limit the
effects of phase and gain mismatch on harmonic rejection is discussed.
The report concludes with the introduction of a novel method for ef-
fective synthesis of multiple downconversion local oscillator frequencies within
a harmonic rejection mixer. The proposed method reduces the tuning range
required of the downconversion oscillator in broadband applications. Based
on Monte Carlo simulations, while considering device mismatches over a 3σ
spread, harmonic rejection better than 63 dB is observed for all selectable LO
frequencies.
vii
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Chapter 1
Introduction
The availability of low-cost and low-power wireless devices has served
as an enabler for wide-scale connectivity over recent years. In the past decade,
near ubiquitous wireless coverage has been achieved in several parts of the
world, with services that include voice and data communications, and GPS
location-based services. With growing customer expectation for an increas-
ingly larger number of wireless services to be incorporated into a single device,
new wireless radio techniques are required in order to implement flexible and
programmable broadband receivers.
The continual growth in the use of the wireless spectrum has led to an
increasingly hostile interference environment for such receivers. The require-
ment for small form-factor and cost minimization has made an increased level
of integration, with minimal external components such as passive band-select
filters, highly desirable.
A key consideration in the design of broadband receivers is the spuri-
ous response of the downconversion mixers that are employed. A basic CMOS
mixer commonly uses a square-wave local oscillator (LO) for frequency trans-
lation. This type of LO contains frequency content at the downconversion
1
frequency fLO, as well as at all odd harmonics of fLO. Any interferer located
around the odd LO harmonics in frequency is downconverted to baseband,
along with the desired signal, degrading the signal-to-noise ratio (SNR). This
can be a significant problem as interferers much larger than the desired sig-
nal can be present around the undesired harmonics of the LO. To avoid the
potential for the above spurious terms from degrading the signal, sharp, high-
order filters are required before the mixer to remove signal content present in
the vicinity of LO harmonics. If LO flexibility is desired, the use of external
passive filters is not very useful, since these filters are typically not tunable.
A circuit topology that is very useful in such applications is the har-
monic rejection mixer [1]. This type of mixer allows for the significant reduc-
tion or removal of close-in harmonics of the effective downconversion LO. By
removing close-in LO harmonics, the order and complexity of the filter that is
required before the mixer for antialiasing is greatly reduced. Harmonic sup-
pression is achieved through the use of multiphase clocks along with sinusoidal
gain coefficients within the mixer, which synthesizes an effective downconver-
sion LO which is a much better approximation to a sinusoidal LO waveform,
compared to a simple square-wave.
Depending on the configuration of the harmonic rejection mixer, it is
possible to choose the harmonics that are rejected. In the ideal case, this
rejection can be infinitely large. In practice however, the achievable level of
rejection of LO harmonics is limited by phase mismatch in the multiphase
clocks and gain mismatch in the sinusoidal gain coefficients.
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For enhancing the dynamic range performance of these mixers, it is
critical to maximize the above level of rejection. Circuit techniques to lower
mixer sensitivity to gain and phase mismatch have been published, resulting
in harmonic rejection greater than 60 dB without calibration [2].
The requirement for highly accurate multiphase clocks in a harmonic
rejection mixer requires a master clock that operates at N times higher fre-
quency for N multiphase clocks. The required tuning range of such a master
clock is N times the bandwidth of the broadband receiver.
To reduce the required LO tuning range, a novel technique for effective
synthesis of multiple downconversion frequencies within a harmonic rejection
mixer is presented in this report. A passive harmonic rejection mixer that
implements the LO synthesis method is designed and simulated in a 130 nm
CMOS process. In order to improve robustness of harmonic rejection perfor-
mance, two design techniques described in Chapter 5 are employed to limit
sensitivity to gain and phase errors in the mixer. Monte Carlo simulations,
while considering device mismatches over a 3σ spread, show harmonic rejection
better than 63 dB for all selectable LO frequencies.
In this report, the cause of harmonic spurious response within CMOS
mixers and a survey of published circuit techniques to improve this response
are described. A brief description of frequency translation and harmonic mix-
ing within CMOS mixers is provided in Chapter 2. The theoretical background
of harmonic rejection within mixers is described in Chapter 3, along with a
detailed description of the degradation of harmonic rejection from gain and
3
phase mismatch. Published circuit techniques are described in Chapter 4, in-
cluding the first harmonic rejection mixer and techniques to remove sensitivity
to gain and phase mismatch. A performance summary of published harmonic
rejection mixers is presented at the end of Chapter 4. The implicit LO synthe-
sis method mentioned previously is described in Chapter 5 in a passive mixer
implementation of a harmonic rejection mixer, along with simulation results.
4
Chapter 2
Harmonic Mixing within CMOS Mixers
2.1 Frequency Translation
Mobile devices transmit and receiver data through the air, called a wire-
less channel. Many wireless systems utilize a carrier frequency for transmission
and reception that is much greater than the bandwidth of the information-
bearing signal that modulates the carrier. This allows the system to take
advantage of larger bandwidths available at higher frequencies. Processing
and digitization of the information bearing signal, on the other hand, is typi-
cally performed at low frequencies, e.g. at baseband in direct downconversion
receivers, in order to minimize the power required for these tasks. Frequency
translation mixers are used in the transmitter and receiver sections to upcon-
vert and downconvert the desired signal respectively (Figure 2.1).
Upconversion in an ideal mixer translates the baseband data signal to
the RF carrier by multiplying the data signal by a sinusoid given as
xRF (t) = x(t) sin(2pifRF t). (2.1)
Following this operation, the baseband data signal spectrum is moved and cen-
tered at the RF carrier frequency and transferred through a wireless channel.
5
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Figure 2.1: Frequency Translation in Wireless Transceivers
At the receiver, downconversion occurs in a similar manner as given by
xBaseband(t) = xRF (t) sin(2pifRF t)
= x(t) sin2(2pifRF t)
= x(t)[1− cos(4pifRF t)]2 . (2.2)
After filtering xBaseband to remove the component located at 2fRF , the data
signal can be perfectly reconstructed at baseband.
2.2 Harmonic Mixing
One approach to implementing the frequency translation mentioned
above is to use a mixer. A mixer multiplies the incident signal in the time
domain with a time-periodic waveform called the local oscillator (LO). The
LO signal is internally amplitude-limited in a typical mixer1, in order to make
1In a current-commutating active mixer, for instance, even if a sinusoidal LO is used to
drive the switches, internally the effective LO approximates a square-wave [3].
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Figure 2.2: Basic Sampling Mixer
the design insensitive to amplitude noise. The time-domain multiplication
convolves the RF spectrum with that of the amplitude-limited LO signal,
causing a frequency translation. A basic switching mixer is shown in Figure
2.2 where a square-wave LO is used to periodically open and close the switch
connected between Vin and Vout to provide frequency translation.
A square-wave signal of frequency fLO contains frequency content at
not only the fundamental frequency fLO, but also all odd harmonics of fLO
whose amplitude is scaled by the inverse of the harmonic number relative to
the amplitude of the fundamental (fLO). A square-wave at frequency fLO can
be represented as the Fourier series [4]
x(t) = 4
pi
∞∑
n=1
sin(2pi[2n− 1]fLOt)
2n− 1 . (2.3)
Unlike a sinusoidal LO that only downconverts and upconverts signals
by the fundamental frequency fLO (2.1), the signal is now multiplied by all odd
harmonics of the LO. LO harmonics can downconvert out-of-band interferers
to baseband such that they coincide with the downconverted desired signal
in receivers. In transmitters, the desired signal is upconverted around all
7
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Figure 2.3: Harmonic Mixing of Out-of-Band Interferer to Baseband
odd multiples of fLO due to the presence of the LO harmonics. Frequency
conversion caused by LO harmonics is called harmonic mixing.
Out-of-band blockers can be present in wireless channels from other
close in frequency wireless standards or can arise from RF emissions of other
users using the same frequency band of the wireless spectrum. Traditionally,
a sharp off-chip filter would be used to remove many of these blocking sig-
nals, but it is desirable to operate without off-chip filters to lower cost and
increase flexibility. Without an off-chip filter to remove out-of-band blockers,
the receiver (and mixer) must be able to tolerate these blockers at amplitudes
much higher than the desired signal and still maintain an acceptable SNR.
Since out-of-band blockers are present at the mixer input when filtering is not
applied, LO harmonics can downconvert the blockers to baseband such that
they coincide with the spectrum of the desired signal as shown in Figure 2.3.
The harmonic mixing products are scaled by the inverse of the order of the
harmonic number, relative to the fundamental. Thus in the shown example,
the 3rd harmonic of the 900 MHz LO located at 2.7 GHz downconverts the
8
interferer with a scaling factor of 1/3 (2.3).
In transmitters, wireless standards provide a spectral mask that spec-
ifies allowable out-of-band leakage to ensure that only a small signal level is
leaked into any adjacent frequency bands. Transmitters often use a digital-
to-analog converter to create the baseband data signal and then use a mixer
to upconvert the data to high frequency for transmission. During frequency
translation, the data signal will also be upconverted to all odd harmonics of
the LO used in the mixer. Sharp filtering can be used to limit the spectral
leakage at the output of the transmitter, but if LO harmonics are rejected
in the upconversion mixer, the filtering requirement is greatly relaxed for the
remainder of the transmitter.
The spurious harmonic response of mixers can cause severe performance
limitations in wireless transceivers. In the next chapter, a method to remove
these LO harmonics from the equivalent mixing spectrum is described.
9
Chapter 3
Rejection of LO Harmonics within a Mixer
3.1 Rejection of LO Harmonics
In order to reduce the effects of harmonic mixing, a mixer capable of
rejecting LO harmonics in the mixing spectrum, called a harmonic rejection
mixer, was first proposed by Weldon in [1]. The mixer input is operated on by
multiple paths, each with a clock at frequency fLO and a relative phase shift
and gain corresponding to a sampled sinusoid. The summation of these paths
at baseband removes LO harmonics from the downconverted spectrum as will
be shown below. In [1], three-phase 50% duty cycle clocks at relative phase
shifts −45◦ : 0◦ : 45◦ and assigned gains of 1 : √2 : 1 reject the 3rd and 5th
harmonics when the three clocked paths are summed at baseband (Figure 3.1).
Even order harmonics are implicitly rejected when using balanced square-wave
clocks.
The removal of the 3rd harmonic can be understood by employing the
phasor diagram in Figure 3.2. While relative phase shifts of −45◦ : 0◦ :
45◦ are applied to the three paths, only the fundamental frequency fLO (1st
harmonic) is effectively phase shifted by exactly −45◦ : 0◦ : 45◦. Assuming
fLO is shifted by a phase θ, all odd harmonics of fLO given as kfLO, where k is
10
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Figure 3.1: Three-Phase 50% Duty Cycle Harmonic Rejection Mixer Rejecting
the 3rd and 5th Harmonics
Figure 3.2: Vector Diagram of Harmonic Cancellation
all odd integers, experience phase shifts of kθ. For example, the 3rd harmonic
components have relative phase shifts of −135◦ : 0◦ : 135◦. By applying gains
1 :
√
2 : 1, the phasors corresponding to the 3rd harmonics in the three paths
combine such that their sum evaluates to zero. This is also the case for the 5th
harmonic. The three phasors can be seen to provide a finite (non-zero) output
at the fundamental frequency.
The summation of the three phase paths with applied gain ratios ef-
11
Figure 3.3: Equivalent LO Produced by Three Phase 50% Duty Cycle Har-
monic Rejection Mixer
fectively produces a sinusoidal signal that is sampled eight times per period
(Figure 3.3). The resulting LO spectrum is that of a sinusoid with an applied
sample and hold function.
The sinusoid of frequency fLO is sampled by an ideal sampler given by
a train of Dirac delta functions and results in
xsampled(t) = sin(2pifLOt)
∞∑
n=−∞
δ
(
n
NfLO
)
(3.1)
where N is the over-sample ratio (8 in this case). Since multiplication in time
is convolution in frequency, the resulting frequency spectrum for the sampled
sinusoid is shown in Figure 3.4 and given by [4]
Xsampled (f) = NfLO
∞∑
k=−∞
δ (f ± fLO − kNfLO) . (3.2)
In order to produce a square-wave LO for continuous time mixing, the
signal amplitude must be held between adjacent samples. The hold operation
is equivalent to convolving a rectangular pulse with the previously sampled
sine wave in time or multiplying the signal spectrums in frequency. The hold
12
Figure 3.4: Frequency Spectrum of Sampled Sinusoid (N=8)
operation shapes the magnitude of the sampled sinusoid. The magnitude of
the resulting spectrum is given by [4]
XHRM(f) =
1
2
∞∑
k=−∞
δ (f − kNfLO ± fLO)
sin
(
pif
NfLO
)
pif
NfLO
. (3.3)
The resulting spectrum of the equivalent LO in the three phase 50%
duty cycle example harmonic rejection mixer is given in Figure 3.5. The
spectrum has frequency components at fLO and (N − 1)fLO, repeating every
NfLO in frequency, weighted by a Sinc function. Odd harmonics of fLO from
3 up to harmonic N − 3 are rejected.
Figure 3.5: Harmonic Rejection Mixer Spectrum (N=8)
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3.2 Limitations on Achievable Harmonic Rejection
Perfect rejection of LO harmonics is not possible in practice. Circuit
implementations rely on integer ratio approximations for the
√
2 factor and
have relative phase errors in the applied clocks. Even if the
√
2 ratio was
produced perfectly, process variations can create errors in the applied gain
ratios which degrade harmonic rejection. The effect of phase and gain errors
on harmonic rejection for a three phase 50 % duty cycle harmonic rejection
mixer has been shown in [1, 2, 5, 6]. To reject the 3rd and 5th harmonics, three
clock phases at 45◦ : 0◦ : −45◦ are used with amplitude weighting 1:√2:1 as
shown previously. The first three undesired harmonics present in the three
clock paths with applied gains are given by
c45(t) =
4
pi
[
cos (2pift+ 45◦)− 13 cos (6pift+ 135
◦)
+15 cos (10pift− 135
◦)
]
(3.4)
c0(t) =
4
√
2
pi
[
cos (2pift)− 13 cos (6pift) +
1
5 cos (10pift)
]
(3.5)
c−45(t) =
4
pi
[
cos (2pift− 45◦)− 13 cos (6pift− 135
◦)
+15 cos (10pift+ 135
◦)
]
(3.6)
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where c45, c0, and c−45 are summed to provide harmonic rejection. Gain error
∆, given in percent, and phase error φ, given in degrees, are assumed to be
dominated by the
√
2 term. The third harmonic of each clock phase is now
given by
c45(t) =
−4
3pi cos (6pift+ 135
◦) (3.7)
c0(t) =
−4√2
3pi (1 + ∆) cos (6pift+ 3φ) (3.8)
c−45(t) =
−4
3pi cos (6pift− 135
◦) . (3.9)
The harmonic rejection ratio (HRR) is calculated by dividing the re-
jected harmonic by the fundamental in power after harmonic rejection is ap-
plied. Assuming φ < 4◦ and ∆ < 10%, the harmonic rejection ratios for the
three phase 50% duty cycle harmonic rejection mixer with gain and phase
error are given by (Appendix A)
HRR3 = 10 log
(
∆2
36 +
φ2pi2
3602
)
(3.10)
HRR5 = 10 log
(
∆2
100 +
φ2pi2
3602
)
. (3.11)
From (3.10) and (3.11), it is easily shown that phase error degrades
rejection of each harmonic equally while gain error degrades lower harmonics
15
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Figure 3.6: Harmonic Rejection Ratio for the 3rd Harmonic with Gain and
Phase Error
most severely. Degradation of rejection from gain error scales as the inverse
of the square of the harmonic number (A.15).
Figure 3.6 shows the achievable rejection of the 3rd harmonic with gain
and phase error present. Phase error dominates harmonic rejection once error
reaches 0.5◦ when gain error is controlled to 1%. Below 0.1◦ phase error, gain
error limits the achievable harmonic rejection. To meet a harmonic rejection
requirement of 60 dB without the assistance of filters, the phase error must
be less than 0.05◦ and gain error must be less than 0.5% for a 50% duty cycle
implementation. This level of accuracy has not been shown to be practical for
a 50% duty cycle harmonic rejection mixer.
Other approaches have been presented to counter this error-induced
limitation in 1/N duty cycle implementations, as will be shown in Chapter 4
[2, 7]. Using 1/N duty cycle implementations, [2] provides a statistical analysis
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of the 3σ harmonic rejection ratio using clocks with duty cycle d. Gain error
∆, given in percentage, and phase error φ, given in degrees, are both given at
the 1σ level and are applied to the paths with phase shifts −45◦ and 45◦. The
harmonic rejection ratio for the 3rd harmonic is then given by
HRR3,3σ =
sin2 (3pid)
sin2 (pid)
(∆
4
)2
+
(
φpi
240
)2 . (3.12)
In the next chapter, published CMOS implementations of harmonic
rejection mixers are described, along with a summary of performance metrics
for each.
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Chapter 4
Circuit Techniques for Harmonic Rejection
4.1 50% Duty Cycle Harmonic Rejection Mixer
The first harmonic rejection mixer was proposed by Weldon in [1].
While a majority of published harmonic rejection mixers are used in receiver
applications today, the first application was within a transmitter. The har-
monic rejection provided by the mixer in this application reduced the spectral
leakage at the transmitter output.
As discussed in Chapter 3, harmonic rejection in this design is accom-
plished using three signal paths, each with an applied 50% duty cycle LO with
relative phase shift and gain as shown in Figure 3.1. The implementation of
the harmonic rejection mixer in [1] uses three Gilbert cell active mixers [8] for
the three signal paths. A downconversion mixer using the architecture from
[1] is shown in Figure 4.1.
In a Gilbert cell mixer, a differential input is translated into a differ-
ential current by the input transistors, NMOS in this case. The differential
current is steered to the differential baseband load by cascode transistors. An
LO is applied to the cascode transistors to effectively multiply the input by a
square-wave switching between -1 and 1, by changing the polarity of the con-
18
Figure 4.1: The First Harmonic Rejection Mixer
nection between the differential input current and the differential load. This
is a double-balanced mixer as the mixer rejects both the RF signal and LO at
the output.
In this harmonic rejection mixer, VIN is applied to all three Gilbert
mixer cells. A 50% duty cycle LO with relative phase shift is applied to each
mixer cell, with relative phases −45◦ : 0◦ : 45◦. Gain ratios of 1 : √2 : 1
are implemented by transistor size ratios. The mixer cell with 0◦ phase has
transistors that are approximately
√
2 wider than the other mixer cells to
increase the gm and mixer gain of this cell by
√
2 relative to the other two
mixer cells to implement the gain ratios. The three paths are combined at
baseband to provide harmonic rejection. Note that for circuit implementations,
the rational number
√
2 can not be implemented directly and is approximated
by an integer ratio.
The first three undesired LO harmonics present in each square-wave LO
applied to the mixer is given by (3.5-3.7). It is easily shown, as described in
Chapter 3, that by applying the gain ratios and phase shifts given in Figure 4.1,
the 3rd and 5th harmonics are completely removed from the mixing spectrum
19
as given in detail in Chapter 3.
Harmonic rejection in this type of mixer is limited by mismatch in the
RF transistors and phase errors in the relative phase shifts of the applied LOs
as discussed in Chapter 3. Harmonic rejection is typically limited to 45 dB
from these mismatches in a 50% duty cycle harmonic rejection mixer. Weldon’s
mixer is extensively used in broadband receivers today, e.g. [9, 10, 11].
4.2 Implementation of Gain Ratios at Baseband
In Weldon’s architecture shown in Figure 4.1, the matching of RF tran-
sistors limits the achievable level of harmonic rejection from mismatch in the
gain ratios. Mismatch in RF devices can easily exceed 2% since minimum
length devices are commonly used in RF devices and transistor matching scales
with the area of the device. To alleviate this problem and increase linearity,
a passive harmonic rejection mixer was proposed by Molnar in [12]. In this
approach, all gain ratios for harmonic rejection are applied to the signal af-
ter downconversion. Since the gain ratios are applied at baseband, 1% device
matching can be easily implemented with components such as large resistors.
A block diagram of this implementation is shown in Figure 4.2.
In this architecture, an N phase clock of frequency fLO and duty cycle
1/N is applied to the mixer. N switches steer the input to N sinusoidal
baseband gains. Harmonic rejection is achieved after combining all gains at
baseband. Since the applied clock is operating at frequency fLO, the input is
downconverted after passing through each switch. The desired signal, as well
20
Figure 4.2: Harmonic Rejection Mixer with Baseband Gain Ratios
as any interferers located at all odd harmonics of fLO, are present at baseband
before each gain is applied. Interferers at odd harmonics are only removed
after summation. As a result, each baseband buffer must tolerate the full
amplitude of interferers located at these harmonics, except for the attenuation
created by the 1/N duty cycle of each clock phase.
While previous receiver implementations assumed a low noise ampli-
fier placed before the mixer, an approach based on directly connecting the
antenna input to the switches to provide matching was demonstrated in [13].
This method is capable of rejecting out-of-band interferers from being down-
converted before the baseband gains by creating a large reflection coefficient
at out-of-band frequencies. Matching to the antenna source resistance is ac-
complished by the frequency translation of the baseband impedance up to RF
in a process known as impedance translation present in all passive mixers. A
large out-of-band reflection coefficient, along with baseband gain ratios, pro-
vide harmonic rejection.
To reject the 3rd and 5th harmonics with these two approaches, eight
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Figure 4.3: Gain Ratios Implemented by Resistor Summing
signal paths and clock phases are required. The three paths with three ap-
plied gain ratios create eight distinct gains in [1] when the three paths are
combined. The same eight gains are applied individually to each of the eight
paths in Figure 4.2 to provide harmonic rejection. Therefore, the two ap-
proaches accomplish the same theoretical harmonic rejection.
Many implementations use resistor ratios to implement the baseband
gains after unity gain buffers in order to take advantage of very good matching
performance of large baseband resistors, e.g. [2, 7]. Transistor switches are
used for signal downconversion in N paths as shown in Figure 4.2. Each path
is buffered in order to provide a low impedance as required for passive mixer
operation and provide low drive impedance for the summation. Gain ratios
are implemented using resistor ratios as shown in Figure 4.3, where the op
amp provides a virtual ground for summing the currents produced by each
path with assigned resistor value. Harmonics are rejected at the input of the
summing op amp. Since the gain ratios are derived from samples of a sinusoid,
both in-phase and quadrature outputs can be derived by simply reordering the
gain to path-phase assignments to effectively move the applied gains in time
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Figure 4.4: Two Stage Harmonic Rejection to Reduce Sensitivity to Gain
Mismatch
to produce a sine and cosine.
Harmonic rejection ratios as high as 52 dB have been published with
this type of harmonic rejection mixer, given that phase error is removed with
the technique in [7], as will be described later in this chapter.
4.3 Insensitivity to Gain Error
To further reduce harmonic rejection sensitivity to device mismatch, a
method using two harmonic rejection stages was proposed in [2, 5]. The first
stage of harmonic rejection gain ratios are implemented with RF transconduc-
tors similar to [1], while the second stage of harmonic rejection gain ratios are
implemented at baseband similar to [12].
The functional diagram of the two stage harmonic rejection technique
is given in Figure 4.4 as implemented in [2]. The RF input is applied to
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first stage gains with ratios 2 : 3 : 2. Seven unit low noise transconductance
amplifiers in the first stage provide matching to a single RF input. 1/8 duty
cycle clocks connect input gains to four baseband buffers, three of which are
shown in Figure 4.4. First stage gains are applied to each baseband buffer
sequentially in time, effectively applying harmonic rejection at each baseband
buffer input similar to the approach in [1]. Applying the first stage gains to
each buffer sequentially in time creates a relative phase shift between each
baseband buffer output. A second stage of harmonic rejection is applied in
the mixer by applying gain ratios of the second stage to each baseband buffer
output phase, 5 : 7 : 5 in this case, equivalent to applying these gain ratios to
each clock phase similar to the approach of [12]. Summation of the second-
stage gains at baseband applies a second level of harmonic rejection to the
mixer. Two sets of second-stage gains create an in-phase and quadrature
output by applying the second stage gain ratios to baseband buffer outputs
separated by 90◦ as mentioned in the previous baseband gain approach.
The total harmonic rejection from the two gain stage approach is the
sum of the harmonic rejection created from each stage individually. This allows
for smaller gain ratios to be applied in each stage to lower the overall number
of matching elements required compared to the approach in [1] for the same
level of harmonic rejection.
Gain mismatch can degrade harmonic rejection as shown in Chapter 3.
To compare gain mismatch sensitivity found in the two gain stage approach
of [2] to a single-stage approach, Figure 4.5 shows the phasor diagram of the
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Figure 4.5: Two Stage Harmonic Rejection Vector Diagram for the 3rd Har-
monic
3rd harmonic after the first and second gain stage. A first-stage gain error
α and second-stage gain error β, both given in percent, are assumed to be
dominated by the
√
2 gain factors in an ideal weighted harmonic rejection
mixer with ratios 1 :
√
2 : 1 in each stage. After the first gain stage, the
fundamental amplitude and amplitude of the 3rd harmonic are given as
Hfundamental = 2
√
2 (4.1)
H3 =
α
√
2
3 . (4.2)
Calculating the harmonic rejection ratio by dividing H3 by Hfundamental in
power, gain error is found to create a harmonic rejection ratio in voltage of
α2/36. This is the exact result for a conventional harmonic rejection mixer
with one gain stage (3.11), e.g. [1, 7, 12, 13]. The output of the first stage is
directly applied to the second gain stage as shown in Figure 4.5. At the output
of the second stage, the amplitude of the fundamental and 3rd harmonic are
given as
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Hfundamental = 8 (4.3)
H3 =
2αβ
3 . (4.4)
Now the harmonic rejection of the combination of both stages is α2β2/144. As
a result, gain error present in each stage effectively multiplies to provide an
overall gain error much smaller than the error present in each stage individ-
ually. For example, a 1% error in each stage equates to an equivalent single
stage implementation with only 0.005% error. This greatly reduces the effects
of device mismatch on harmonic rejection.
With gain error effects essentially removed from the mixer, phase error
dominates in this implementation. This method was shown to provide a min-
imum harmonic rejection ratio of 60 dB without calibration in [2], which was
an order of magnitude better compared to previously reported methods.
4.4 Insensitivity to Phase Error in Multiphase Clocks
In [2], phase accuracy was ensured through careful routing and digital
design. A design approach was proposed in [7] to eliminate phase error. The
idea can be summarized in Figure 4.6.
A clock of frequency fLO with N phases is generated using a master
clock of frequency NfLO. Phase select clocks pi± are generated from a ring
of digital flip-flops, clocked by a differential master clock CLK±. A net clock
pi,gen is derived such that pi,gen = pi+.CLK++pi−.CLK−. pi,gen is then applied
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Figure 4.6: Multiphase Clock Generation Insensitive to Phase Error
Figure 4.7: Single-Ended Implementation of Multiphase Clock Generation
to the harmonic rejection mixer as in Figure 4.2. The relative phasing of pi±
and CLK± ensure that pi± only transitions when CLK± is 0. In this way, the
effective clock pi,gen is insensitive to phase error within the phase select clocks
pi±. Phase error is not created from the master clock because the same master
clock is used to generate all clock phases. The design principle is similar to
[14], which used a similar approach for reducing flicker noise in active mixers.
Clock generation in [7] is implemented in analog, shown in Figure 4.7 for
a single-ended version. Note that Figure 4.7 shows the loads and switches for
phases 1 and N . A single RF transconductor converts input voltage to mixer
current. The master clock is applied to two transistor switches in saturation
placed in parallel to steer the input current as in a Gilbert cell mixer to a
single load for each clock phase. Phase select clocks act on passive switches
placed in series with each master clock switch output. The phase select clocks
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Table 4.1: Performance Summary of Published Harmonic Rejection Mixers
[15] [2] [13] [7] [16]
Frequency [GHz] 0.2-0.9 0.4-0.9 0.1-2.4 0.1-0.3 0.17-1.7
Gain [dB] 1.7-5.3 34 40-70 15 35
NF [dB] 12-19 4 4 11 4
IIP3 [dBm] 11 3.5 -67 12 -3.4
HRR3 [dB] 32 60 35 52 35
HRR5 [dB] 32 64 42 54 39
Master Clock 4 · fLO 8 · fLO 8 · fLO 8 · fLO fLO
Power [mW] 19 60 37-70 70 55
Supply [V] 1.2 1.2 1.2/2.5 1.3/2.7 1.2/2.5
Technology [nm] 65 65 65 110 65
guide the input current to a resistive load during each time period. The output
across all resistive loads is summed at baseband to provide harmonic rejection.
Gain ratios can be applied by the resistive loads or as part of the summation
circuitry.
By eliminating phase error and by using resistor ratios at baseband for
gain ratios, harmonic rejection of 52 dB was achieved in this work without
calibration.
4.5 Performance of Harmonic Rejection Mixers
Table 4.1 shows a summary of the performance of published harmonic
rejection mixers. The level of harmonic rejection in mixers not implementing
the presented approaches to eliminate gain and phase errors was limited to
42 dB [13, 15, 16], while [7] and [2] achieve 54 dB and 64 dB by eliminating
sensitivities. Operating range is typically limited by the required master clock
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frequency. [16] introduced a method to create multiphase clocks with a master
clock at the same frequency as the multiphase clocks, but phase accuracy
was limited to 1◦, greatly limiting harmonic rejection performance. Other
common receiver parameters for these mixers are comparable to those found
in conventional mixers and receivers.
4.6 Conclusions
A survey of published harmonic rejection mixer techniques was dis-
cussed to limit the effects of harmonic mixing in broadband receivers including
the first harmonic rejection mixer [1], implementation of gain ratios at base-
band [12], a method to eliminate phase error [7], and a method to eliminate
gain error [2]. With published implementations shown to reject harmonics
up to 60 dB without calibration, the method produces a robust technique for
lowering filtering requirements in all broadband receivers.
In the next chapter, a novel method for effective synthesis of multiple
downconversion LO frequencies within a harmonic rejection mixer is presented.
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Chapter 5
Synthesis of Multiple Effective LO Frequencies
In this chapter, a novel method for effective synthesis of multiple down-
conversion local oscillator (LO) frequencies within a harmonic rejection mixer
(HRM) is presented that employs the principles of direct frequency synthe-
sis (DDFS). The proposed method reduces the tuning range required of the
downconversion oscillator in broadband applications.
A passive HRM in a 130 nm CMOS process that implements the pro-
posed LO synthesis method and that is robust to both gain and phase mis-
match, covering the 48-860 MHz band with a master clock frequency of 0.77-
1.72 GHz is presented at the end of this chapter. Based on Monte Carlo
simulations of the presented HRM, while considering device mismatches over
a 3σ spread, harmonic rejection better than 63 dB is observed for all selectable
LO frequencies.
5.1 Rejection of LO Harmonics
As discussed in Chapter 3, the HRM first proposed in [1] consists of
three mixers in parallel with gain ratios of 1:
√
2:1 that are individually driven
by 50% duty cycle clocks at relative phase shifts of −45◦:0◦:45◦ (Figure 3.1).
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Figure 5.1: Generation of fLO Through Time-Sequencing of Gain Coefficients
In effect, the HRM implicitly synthesizes an LO waveform that is a discrete
approximation of an ideal sine wave (Figure 3.3).
In Chapter 4, an alternative implementation was discussed as proposed
in [12] where the gain coefficients are applied at baseband (Figure 4.2). In
this approach, the input is applied in a periodic time sequence to a set of
gain coefficients [a1 : aN ], where these coefficients represent sampled values
of a sinusoid of frequency fLO. For example, consider a sinusoid sampled at
equally spaced time instants t1 : t8 (Figure 5.1), with time intervals of TS,
where the external clock is said to have a frequency of fs, where fs = 8fLO.
The sampled values of the sinusoid are given by ak = sin(2pi(k − 1)/8) where
k ∈ [1 : 8]. By multiplying the input with the gains ak ordered in time (Figure
4.2), the input is effectively downconverted by a frequency of fLO. Each gain
coefficient is applied for a duration of TP , and the clocks applied to the switches
each have a duty cycle of 1/8. For both of the above designs, it can be shown
that, for integer values of k, all harmonics at (4(2k + 1)± 1)fLO are rejected,
while all harmonics at (8k ± 1)fLO are not attenuated (Figure 3.5).
For an N th order harmonic rejection mixer with gains given by Eq.
(5.1), one can show that all harmonics except for (Nk ± 1)fLO are rejected.
Thus for N = 16, the first non-zero harmonic will be at 15fLO. A larger N
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allows for a better approximation of an ideal spurious-free sine wave LO, which
allows for improved harmonic rejection.
5.2 Synthesis of Effective LO Frequencies
For an HRM employing N LO phases, a method is described here by
which downconversion of the input signal can be performed by equivalent LO
frequencies from fLO to [N/2]fLO by simply changing the time-order in which
gain coefficients [a1 : aN ] are applied to the input, with limited impact on
conversion gain. For N = 8, we can thus downconvert the input with effective
LO frequencies at MfLO, where M ∈ [1 : 4], within a single HRM, while
for larger values of N , an even larger number of effective downconversion
frequencies can be implemented.
The presented method is very useful for extending the frequency span of
the input signal that can be downconverted using a harmonic rejection mixer
with negligible impact on harmonic rejection. As shown below, the availability
of quadrature (I and Q) outputs is not affected by this reordering. The impact
of generating effective LOs greater than fLO on gain and the placement of
harmonics is also considered below.
Generation of fLO and 3fLO in a 50% duty cycle HRM with a different
method was reported in [17]. In the 3fLO mode, the conversion gain was
reduced by 9 dB due to the lower amplitude of the 3rd harmonic in a 50% duty
cycle LO.
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5.2.1 LO Frequency Synthesis
In the general case, the gain coefficients employed within an HRM can
be derived from a sinusoid of frequency fLO sampled by a master clock of
frequency fs and are given by
ak = sin
{
2pi(k − 1)fLO
fs
}
(5.1)
where k ∈ [1 : N ] and N = fs/fLO is the oversampling factor of the master
clock.
It is easily shown that the coefficients [a′k] that result from sampling a
sinusoid that is an integer multiple of fLO, sayMfLO, will be fully represented
in the set [ak]. In fact, the set [a′k] can be derived from [ak] with a simple
reordering of the sequence of coefficients ifM is odd, while [a′k] will be a subset
of [ak] if M is even. Consequently, all frequencies of the form MfLO, where
M ∈ [1 : N/2], can be generated from the same set of gain coefficients ak that
are used in an HRM if these coefficients are appropriately reordered in time.
The principle is similar to that employed in DDFS [18]. While DDFS stores
coefficients in digital memory to enable generation of multiple frequencies, the
coefficients here are represented by the analog path gains within the HRM.
Using this principle, Figure 5.2 shows the generation of fLO and 3fLO
for an HRM with N = 8 by remapping the gain coefficients to different clock
phases which can be easily implemented in the design of Figure 4.2. Gener-
ating odd multiples of fLO requires only modification of clock-phase-to-switch
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Figure 5.2: Reordering of Gain Coefficients to Synthesize fLO and 3fLO
pairing in an HRM. Generating even multiples of fLO requires a subset of
the available gain coefficients to be used more than once during one period
N while other coefficients are not used. Along with reconfiguration of clock
phases, this simply requires that specific switching paths be disabled.
5.2.2 Harmonic Rejection and Gain Scaling
Reordering HRM gain coefficients in time modifies the frequency spec-
trum of the equivalent LO and the number of rejected harmonics. The resulting
spectrum is that of a sinusoid after a sample and hold operation and is given
by [4]
X(f) = 12
∞∑
n=−∞
δ (f − nfs ± fLO,eq) sin(pifTs)
pifTs
. (5.2)
For an effective LO frequency of kfLO, the first unattenuated harmonic
can be shown to be at (N − k)fLO. This can be observed in Figure 5.3 and
Figure 5.4 for N = 16 and k ∈ [1, 5]. The frequency difference between the
effective LO frequency and the first unattenuated harmonic is thus given by
(N − 2k)fLO.
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Figure 5.3: Harmonic Spectrum for fLO
Figure 5.4: Harmonic Spectrum for 5fLO
A consequence of employing the design with effective LO greater than
fLO is that the gain is reduced as the effective LO frequency increases, due
to the sinc roll-off resulting from the zero-order hold. For instance, if the
effective LO frequency is 5fLO, the input will experience a relative attenuation
of ∼1.5dB compared to an effective LO of fLO. While this attenuation is small,
if required, it can easily be compensated in the front-end RF transconductor
or baseband amplifier.
5.3 System Applications and Circuit Design
Considered below is the design of a passive HRM in a 130 nm CMOS
process for a DTV front-end that has an operating band of 48-860 MHz, that
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Figure 5.5: 48-860 MHz DTV Receiver (kfLO and 1st Harmonic are Indicated)
is capable of generating multiple equivalent LO frequencies. The design can be
extended to other broadband downconverter applications such as a concurrent
spectrum channelizer as proposed in [19].
5.3.1 Frequency Planning and Optimization
Harmonic rejection requirements for wideband receivers are typically
determined by requirements at the lower frequency end of the operating band
since LO harmonics can lie in-band. For example, in a 48-860 MHz DTV
receiver, harmonic rejection is only required for bands below 290 MHz. A
basic square-wave LO can be employed above these frequencies since the 3rd
harmonic is at 870 MHz.
Recently reported HRM receivers use a fixed order of harmonic rejection
for the entire operating band, e.g. [2]. For DTV, typically an 8-phase HRM
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Table 5.1: Frequency Planning
Frequency LO LPF Master Clock
[MHz] Factor Enabled Frequency [GHz]
48-105 1 Y 0.77-1.68
105-125 2 Y 0.84-1.0
125-200 2 N 1.0-1.6
200-290 3 N 1.07-1.55
290-385 4 N 1.16-1.54
385-860 8 N 0.77-1.72
is used along with a tunable filter to reject in-band signals located at the
7th harmonic. Using this approach requires a master clock frequency span
from 0.38-6.88 GHz to achieve fLO ∈ [48 : 860] MHz, assuming a master
clock at 8fLO to ensure low phase error. An alternative approach is to disable
the harmonic rejection once the 3rd harmonic is out-of-band, e.g. [16]. For
this approach, the master clock frequency range is reduced to 0.38-2.32 GHz,
assuming an 8-phase HRM for fin < 290 MHz, and no harmonic rejection for
290 ≤ fin ≤ 860 MHz. In these designs, we assume the use of an LPF when
48 ≤ fin ≤ 125 MHz so as to reject the 7th harmonic that can appear in-band.
In the proposed design, a 16 phase HRM is employed, along with an
LNA. A low pass filter (LPF) placed before the mixer (Figure 5.5) which is
assumed to have a passband of 125 MHz and a stopband rejection of 45 dB
at 720 MHz to remove the in-band 15th harmonic response. The LPF can
be disabled for downconverting frequencies beyond 125 MHz. The LO mul-
tiplication factor is configured within the HRM such that the first undesired
harmonic is either within the stopband of the LPF or out of band (Table 5.1).
37
For example, the HRM operates in fundamental mode fLO from 48-105 MHz.
The first non-zero harmonic is in the range of 720 to 1575 MHz, where the LPF
is used to attenuate the input. It transitions to a mode with downconversion
frequency of 2fLO at 105 MHz. The first non-zero harmonic is at 14fLO (735
MHz) which is also located within the LPF stopband. For frequencies higher
than 125 MHz, the use of the LPF is not required because all harmonics are
beyond 860 MHz. The different LO multiplication factors and corresponding
master clock frequency spans are indicated in Table 5.1. The total master
clock frequency range is reduced to only 0.77-1.72 GHz, which is significantly
lower than that required in the approaches discussed previously.
5.3.2 Circuit Implementation
A 16 phase HRM (Figure 5.6) was designed in a 130nm CMOS process
to demonstrate the above approach. For the DTV application, LO factors of
1-4 and 8 are implemented in the mixer. The design includes a differential
master clock buffer, two phase-select clock generators, and selection logic for
setting the LO multiplication factor.
Rejection of in-band harmonics is limited by the relative accuracy of
the gain coefficients [a1 : aN ] and the phase accuracy of the multiple phases of
the clock, which presents a major design challenge. This design targets over 60
dB uncalibrated harmonic rejection, which requires 3σ phase error less than
0.06◦ and gain error less than 0.3% [2].
The HRM uses two separate stages of harmonic rejection to reduce
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Figure 5.6: Block Diagram of the Harmonic Rejection Mixer and All Circuits
Included in Simulation
sensitivity to gain error [2]. The total effective gain ratios are distributed
across RF and baseband. The input stage consists of seven cross-coupled
common gate amplifiers that are input matched to 50 Ω, wherein transistor
scaling is used to provide input gain ratios. Seven sets of switches rotate
input gains to eight unity gain buffers. Each buffer output corresponds to a
relative phase shift in the baseband signal. A baseband gain corresponding
to each quadrature output is applied to each buffer. The summation of each
quadrature output provides a second stage of harmonic rejection.
5.3.3 LO Factor Selection and Sensitivity to Phase Error
The multiphase clock generation technique discussed in Chapter 4 as
proposed in [7] is used in a passive HRM to remove sensitivity to phase error of
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the clock phases (pi, i ∈ [1 : 16]) that are used to sequence the gain coefficients.
Two phases of pi, namely pi±, are used in series with a master clock with
phases CLK± (Figure 5.6). A net clock pi,gen is derived, such that pi,gen =
pi+.CLK+ + pi−.CLK− (Figure 4.6). In this way, the effective clock pi,gen
that connects an input gain to a specific buffer at time i, is made insensitive
to the edges of pi+ and pi−. The HRM is configured in a 25% duty cycle
mode for frequency 8fLO using CLK+ for in-phase and CLK− for quadrature
generation. VTH mismatch in master clock switches can create gain mismatch
in the first gain stage, but the inherently fast switching time in CMOS switches
minimizes this effect.
16 phase-select clocks are generated for each master clock polarity from
a ring of D flip-flops. Each ring is configurable to operate in 2, 4, 8, and 16
phase modes. Transmission gates map phase-select clocks to mixer switches
in order to reorder gain coefficients in time for each LO factor. By operating
only on the phase-select clocks, no phase error is introduced from LO recon-
figuration.
5.4 Simulation Results
The HRM, master clock buffers, phase-select clocks, and LO factor
selection logic were designed and simulated in a 1.2V, 130 nm CMOS process
using Cadence Spectre. Key simulated performance metrics are summarized
in Table 5.2. The mixer exhibits a 8.7-10.6 dB noise figure and 12.4-15.6 dB
gain over the 48-860 MHz band. Digital current requirement is 4.6 mA while
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Figure 5.7: Histogram of the Harmonic Rejection Ratio for the 3rd Harmonic
Table 5.2: Summary of Simulation Results
Frequency kfLO [MHz] 48-860
Master Clock fs [GHz] 0.77-1.72
Gain [dB] 12.4-15.6
IIP3 [dBm] +3.9
NF [dB] 8.7-10.6
HRR3/HRR5/HRR7 (fLO) [dB] 68/65/67 (Worst-case)
All HRR (kfLO) [dB] 63 (Worst-case)
Power [mW] 11.7
Supply [V] 1.2
Technology 130 nm
the analog mixer consumes 5.1 mA.
Monte Carlo simulations using statistical models were performed with
a 3σ device mismatch spread, for estimation of the harmonic rejection ratio
(HRR) for all in-band harmonics. The HRR was observed to be better than
63 dB for all LO factors without calibration. Figure 5.7 shows the histogram
of the HRR of the 3rd harmonic for fLO ∈ [48 : 105] MHz.
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5.5 Conclusions
In this chapter, an LO synthesis method derived through the operation
of a harmonic rejection mixer was presented. The principle is similar to that of
DDFS. A HRM design that allows for simultaneous reduction of sensitivity to
gain and phase mismatches was employed, that exhibits simulated harmonic
rejection greater than 63 dB for all selectable LO frequencies.
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Appendix A
Degradation of Harmonic Rejection from Gain
and Phase Error
Gain and phase error limit the achievable level of harmonic rejection in
practice as described in Chapter 3.2. This appendix provides the derivation
of how gain and phase error degrade harmonic rejection in three phase 50%
duty cycle harmonic rejection mixers. The analysis is derived from [1], and
provides a simplified result to provide more insight into how gain and phase
error degrade rejection of each harmonic.
The mixer has three paths with gains 1 :
√
2 : 1 and relative phase
differences −45◦ : 0◦ : 45◦ which are summed together at baseband to reject
the 3rd and 5th harmonics in the local oscillator spectrum. Gain error4, given
as a percentage, is assumed to be dominated by the
√
2 term. Phase error φ,
given in degrees, is assumed to be dominated by the term with phase 0◦. The
resulting fundamental, 3rd harmonic, and 5th harmonic terms after summation
of the three paths are given by
h1(t) =
4
pi
[√
2 (1 + ∆) cos (2pift+ φ) + cos (2pift+ 45◦)
+ cos (2pift− 45◦)
]
(A.1)
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h3(t) =
−4
3pi
[√
2 (1 + ∆) cos (6pift+ 3φ) + cos (6pift+ 135◦)
+ cos (6pift− 135◦)
]
(A.2)
h5(t) =
4
5pi
[√
2 (1 + ∆) cos (10pift+ 5φ) + cos (10pift+ 225◦)
+ cos (10pift− 225◦)
]
. (A.3)
Simplifying each term yields
h1(t) =
4
pi
{√
2 (1 + ∆) [cos (2pift) cos (φ)− sin (2pift) sin (φ)]
+2 cos (2pift) cos (45◦)
}
= 4
√
2
pi
{cos (2pift) [1 + (1 + ∆) cos (φ)] (A.4)
− (1 + ∆) sin (2pift) sin (φ)}
h3(t) =
−4
3pi
{√
2 (1 + ∆) [cos (6pift) cos (3φ)− sin (6pift) sin (3φ)]
+2 cos (6pift) cos (135◦)
}
= 4
√
2
3pi {cos (6pift) [1− (1 + ∆) cos (3φ)] (A.5)
+ (1 + ∆) sin (6pift) sin (3φ)}
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h5(t) =
4
5pi
{√
2 (1 + ∆) [cos (10pift) cos (5φ)− sin (10pift) sin (5φ)]
+2 cos (10pift) cos (225◦)
}
= −4
√
2
5pi {cos (10pift) [1− (1 + ∆) cos (5φ)] (A.6)
+ (1 + ∆) sin (10pift) sin (5φ)} .
The power (magnitude squared) of each term is given by
H21 =
32
pi
[
(1 + (1 + ∆) cos (φ))2 + ((1 + ∆) sin (φ))2
]
(A.7)
H23 =
32
9pi
[
(1− (1 + ∆) cos (3φ))2 + ((1 + ∆) sin (3φ))2
]
(A.8)
H25 =
32
25pi
[
(1− (1 + ∆) cos (5φ))2 + ((1 + ∆) sin (5φ))2
]
. (A.9)
Assuming φ < 4◦ and ∆ < 10%
H21 =
32
pi
(1 + (1 + ∆)(1− φ2pi22 · 1802
))2
+
(
(1 + ∆) φpi180
)2
u
128
pi
(A.10)
H23 =
32
9pi
(1− (1 + ∆)(1− φ2pi22 · 602
))2
+
(
(1 + ∆) φpi60
)2
u
32∆2
9pi +
2φ2pi
452 (A.11)
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H25 =
32
25pi
(1− (1 + ∆)(1− φ2pi22 · 362
))2
+
(
(1 + ∆) φpi36
)2
u
32∆2
25pi +
2φ2pi
452 . (A.12)
To calculate the harmonic rejection ratio (HRR), the rejected harmonic is
divided by the fundamental harmonic in power. The harmonic rejection ratios,
given in dB, for a three phase 50% duty cycle harmonic rejection mixer with
phase and gain error are therefore given by
HRR3 = 10 log
(
∆2
36 +
φ2pi2
3602
)
(A.13)
HRR5 = 10 log
(
∆2
100 +
φ2pi2
3602
)
. (A.14)
More generally, the HRR of the rth harmonic, where r = 4 (2k + 1)± 1
for integer k is given by
HRRN = 10 log
(
∆2
4r2 +
φ2pi2
3602
)
. (A.15)
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